Achieving Single-Electron Sensitivity at Enhanced Speed in Fully-Depleted CCDs with Double-Gate MOSFETs

Miguel Sofo-Haro,^{1,*} Kevan Donlon,² Juan Estrada,³ Steve Holland,⁴ Farah Fahim,³ and Chris Leitz²

¹Universidad Nacional de Córdoba (CNEA and CONICET), Córdoba, Argentina

²MIT Lincoln Laboratory, Lexington, Massachusetts, USA

³Fermi National Accelerator Laboratory, Batavia, Illinois, USA

⁴Lawrence Berkeley National Laboratory, Berkeley, USA

We introduce a new output amplifier for fully-depleted thick p-channel CCDs based on double-gate MOSFETs. The charge amplifier is an n-type MOSFET specifically designed and operated to couple the fully-depleted CCD with high charge-transfer efficiency. The junction coupling between the CCD and MOSFET channels has enabled high sensitivity, demonstrating sub-electron readout noise in one pixel charge measurement. We have also demonstrated the non-destructive readout capability of the device. Achieving single-electron and single-photon per pixel counting in the entire CCD pixel array has been made possible through the averaging of a small number of samples. We have demonstrated fully-depleted CCD readout with better performance than the floating diffusion and floating gate amplifiers available today, in both single and multisampling regimes, boasting at least six times the speed of floating gate amplifiers.

Since their invention, Charge-Coupled Devices (CCDs) have been the preferred detectors in ground and space telescopes, as well as in laboratory photon imaging applications [1]. Fully-depleted thick CCDs have been developed at Lawrence Berkeley National Laboratory (LBNL) to achieve high quantum efficiency in the red and near-infrared range [2–4]. These CCDs are threephase, p-channel devices, featuring a triple polysilicon gate structure. In order to fully-deplete the thick substrate at a reasonable voltage, they are fabricated in high resistivity n-type silicon [3, 5]. Depending on the application, they have been fabricated with thicknesses exceeding 200 μ m, segmented into pixels of $15 \times 15 \,\mu$ m² and in different array formats [6]. To minimize dark current, these CCDs are operated at cryogenic temperatures, typically -140 °C. These p-channel CCDs have shown significantly more radiation tolerance than n-channel CCDs, making them more suitable for space-based applications [7, 8]. In the remaining text, we will refer to these CCDs simply as FDCCDs.

The development of FDCCDs has been driven by their application in detecting and conducting follow-up spectroscopy of high redshift astronomical objects. Examples of instruments utilizing FDCCDs include the Dark Energy Camera (DECam) [9, 10], the Baryon Oscillation Spectroscopic Survey (BOSS) [11], and the more recent Dark Energy Spectroscopic Instrument (DESI) [12]. These FDCCDs, characterized by their low readout noise and considerable active silicon mass, have also found application as competitive direct detectors in dark matter searches [13–15] and the coherent elastic neutrinonucleus scattering [16, 17]. For dark matter searches, where active silicon mass needs to be as large as possible, FDCCD are fabricated in 725 μ m thick, 20 k Ω .cm resistivity substrate, and can be fully depleted with 70 V [18]. Today, LBNL and MIT Lincoln Labs (MIT-LL) are leaders in making FDCCDs [19]. Also, relatively thick fully-depleted n-channel CCDs, $\sim 100 \,\mu$ m, have been developed by commercial vendors for the Large Synoptic Survey Telescope (LSST) [20, 21].

Historically, the output amplifier of choice for FDCCDs has been a floating diffusion amplifier (FDA) [3]. In the case of the Skipper-CCD, the FDA was replaced by a floating gate amplifier (FGA) to enable the non-destructive readout (NDR) of the charge packet, or the so called "skipper" amplifier [6, 22]. After averaging the pixel samples, it is possible to achieve a sub-electron readout noise of $0.068 \, e_{\rm rms}^-/pix$, reaching the absolute theoretical limit of silicon of $1.1 \,\mathrm{eV}$ in energy threshold, allowing single-electron and singlephoton sensitivity per pixel [23]. The Sub-Electron Noise Skipper-CCD Experimental Instrument (SENSEI), using a single Skipper-CCD detector, $675 \,\mu\text{m}$ thick, has achieved world-leading sensitivity for a large range of sub-GeV dark matter masses [24–26]. The OSCURA experiment will lead the search for low-mass dark matter particles using thousands of Skipper-CCD [27, 28]. Skipper-CCD are also being explored for terrestrial astronomy [29]. CCDs are undeniably essential in advancing scientific exploration.

The FGA operates by dumping the pixel charge onto the bulk side of a MOS capacitor in the CCD buried channel to modulate the gate voltage of an output transistor. In addition to the MOS capacitance, several stray capacitances are added to the floating gate (FG) limiting the stage sensitivity. The overall FG capacitance, combined with the resistance of the relatively large polysilicon connection between the MOS capacitor and the output transistor gate, constrains the time response of the FGA and consequently the maximum pixel readout rate [30]. The limited sensitivity of the FG, coupled with the multiple sampling operations, significantly increases the CCD readout time making it a limiting factor in various applications [31].

Another FDCCD with photon counting output and higher pixel readout rate than Skipper-CCD is the Electron Multipling CCD (EMCCD). In an extended serial register electrons are accelerated by an electric field and through impact ionization the signal is amplified. They have a limited dynamic range, and have shown degradation due to the gain process, limiting the device lifetime [32]. Due to the high radiation tolerance, both Skipper-CCD and EMCCD are being evaluated as detectors for future space missions in exoplanet search, where single-photon sensitivity is required [33].

In order to overcome the readout noise and speed limitation of FDA and FGA, in this Letter we introduce the first output amplifier for FDCCDs based on a double-gate MOSFET. We will refer to our amplifier as SiSeRO, an abbreviation for Single-Electron Sensitivity Readout, and SiSeRO-CCD for the CCD itself. We specifically designed the SiSeRO considering its integration and high-voltage compatibility with LBNL fullydepleted p-channel CCDs. For a more comprehensive description of the device design, please refer to [30].

Double-gate MOSFETs were originally proposed by Brewer for the readout of n-channel thin CCDs [34]. The amplifier consists of a MOSFET integrated into the CCD buried channel. In this configuration, the CCD channel is junction-coupled to the MOSFET channel, resulting in high-sensitivity modulation of the MOSFET current by the signal charge in the CCD channel [35–37]. Since the signal charge is directly coupled to the MOSFET channel, as reported in [38], this design is the most optimal for any charge detector. Currently, they are being evaluated for the readout of modern n-channel thin CCDs [39– 41]. In addition to its high sensitivity, another advantage of this amplifier is its NDR capability. Using a similar sense node architecture Depleted Field-Effect Transistors (DEPFET) detectors, which are single p-MOSFET transistors in an n-type depleted thick substrate, have demonstrated a readout noise of $0.18 \, e_{\rm rms}^-/pix$ after averaging 300 samples in a miniarray of 4×4 pixels [42, 43].

Figure 1 illustrates both a top-view and cross-sectional schematic of the SiSeRO-CCD output stage. Essentially, it is an n-type MOSFET integrated in the CCD-line, that has the CCD p-channel under the transistor n-channel. This p-n combination creates a junction coupling between both channels. In contrast to the FGA, the charge is directly deposited onto the junction on the bulk side of the transistor, where it directly modulates the junction potential. This change in junction potential modulates the transistor's channel conductance, and depending on the transistor support circuitry, results in either a measurable change in current or voltage. Therefore, the holes deposited into the junction act as an internal type gate (IG) to the common channel of the nMOSFET. By manipulating the gates voltages the charge can be transferred back to the SG to repeat the process and start the acquisition of another sample.



FIG. 1. Schematic top view and cross-section diagram of the SiSeRO-CCD output amplifier. The SiSeRO amplifier consist of a n-type MOSFET transistor integrated into the CCD-line. On the transistor's bulk side, a junction coupling is formed between the transistor n-channel and the CCD p-channel. Due to the direct coupling, high sensitivity and low noise are achieved. Moreover, the charge is sensed non-destructively enabling respective multiple sampling for readout noise reduction.

In order to enable the operation of the n-type MOSFET in the fully-depleted n-type CCD substrate, an isolation guard was designed [30]. As is shown in Fig. 1 it consist of a p-type implant partially surrounding the output stage. Without the isolation guard, an electron current appears between the CCD backside substrate contact and the MOSFET source/drain terminals, disabling the full-depletion of the CCD. In the nMOSFET bulkside, a potential well (PW) is formed in the junction between the CCD p-channel and the n-type substrate. The well voltage depends on the transistor biasing point and the acceptor concentration in the junction [30]. Another important design aspect was a local p-type implant in the transistor bulk side, depicted as a dark pink region in the bottom diagram of Fig. 1. This implant creates the PW within the CCD-line well's range after transistor biasing, allowing for the transfer of charge into and out of the IG from the CCD line. As observed in Fig.1, the CCD-line is tapered in order to reduce the nMOS-FET area to achieve a small junction capacitance and increase the sensitivity. It is important to mention that the integration of the SiSeRO amplifier does not require modifications of the CCD pixel array; therefore optical

characteristics and performance metrics within the array are not affected, such as dark current, quantum efficiency, and radiation tolerance. Moreover, it does not introduce any limitation on the pixel array size. The SiSeRO-CCD was fabricated at MIT-LL, using the fabrication process of triple-poly CCDs, in arrays of 1278×330 pixels in a $725 \,\mu$ m thick substrate, with an output amplifier on each corner for split readout and with a W/L nMOSFET of $2.5/5 \,\mu$ m. At the short edges of the array, a serial register is placed to shift the charge using three phases (H1, H2, and H3) towards the edges where the SiSeRO amplifiers are located.

The SiSeRO-CCD was packaged and connected via wire bonding to a 20 inches long flex cable, which serves to transmit signals into and out of the vacuum chamber. Inside the vacuum chamber, the device was cooled down to -140C using a cryocooler. The Low Threshold Acquisition Controller (LTA) was used for the evaluation of the device. Originally developed for Skipper-CCDs, the LTA low-noise biasing voltage supplies were adjusted with external hardware to properly bias the SiSeRO. The LTA can be programmed to generate a specific sequence of signals for manipulating the CCD gates. Additionally, it digitizes the video signal and performs in the FPGA the correlated double sampling (CDS) using a double slope integration (DSI) [44].

As previously mentioned, the signal holes in the IG modulate the nMOSFET drain-source current. To convert the current variations into voltage signals, a transimpedance amplifier circuit was implemented using the ADA4817 operational amplifier (OA), chosen for its very low input current noise. The OA maintains the nMOSFET drain at a constant potential, thereby preventing any impact of the flex cable's stray capacitance on the readout speed. This biasing and readout circuit ensures the highest speed and performance readout [45].

To enable multi sampling operation and achieve the single-electron sensitivity regime, a specific operating sequence had to be developed for the SiSeRO-CCD. Figure 2 depicts the developed operating sequence. It has been developed as follows: At t_0 , the holes are drained from the IG to the CCD drain by lowering the dump gate (DG). At t_1 , the horizontal phase H3 is raised to transfer the pixel's holes into the summing gate (SG) well. During this time, the pedestal integration takes place for a duration of T_{CDS} . At t_2 , the SG is raised to transfer the holes over the output gate (OG) into the IG. The well voltage of the IG depends on the nMOSFET biasing voltages. Higher drain and gate voltages would increase the PW voltage [30]. Consequently, the charge transfer from the SG into the IG is largely influenced by the biasing point. To mitigate this dependence, we strategically turn off the nMOSFET (by setting AG to 0V) during this operational phase. Together with the additional local p-type implant, this ensures that the IG well voltage is lower than the OG well voltage, creating a sufficient

voltage gradient to fully transfer the signal holes from the SG into the IG. At t_3 , with the holes in the IG, both SG and AG are restored to initiate the integration of the signal level. We observed that the SG and OG are strongly capacitively coupled to AG. As a result, the voltage levels on both gates can modify drain-source current (I_{ds}) and consequently the gain. Therefore, they are maintained in the same state during both the pedestal and signal integration periods to ensure equal gain. The pixel charge value is determined by the difference between the signal and pedestal levels. At t_4 , the OG is set low to transfer the holes back into the SG, repeating the process for taking another sample of the pixel charge. Figure 2 provides the high and low voltage levels of each signal as a function of time.



FIG. 2. Operating sequence developed for the SiSeRO-CCD output stage. At the bottom, there is a representation of the nMOSFET drain-source current (I_{ds}) . Between t_1 and t_2 , the IG is empty of signal holes and the pedestal level integration takes place for T_{CDS} . Between t_2 and t_3 , the SG is pulled up and the nMOSFET is turned off to ensure the transfer of the signal holes into the IG. The signal level integration takes place between t_3 and t_4 . At t_4 , OG is pulled down to transfer the charge back into the SG to repeat the process to take another pixel sample.

The isolation guard was biased with 8 V, which was predetermined through computer simulations [30]. The nMOSFET was operated at a constant biasing point. In order to minimize impact ionization noise, the drainsource voltage (V_{ds}) was biased to 1 V with the source at 0V [30]. The nMOSFET is operating in enhancement mode, with a threshold voltage of 2.4 V. A maximum sensitivity of $1.54 nA/e^-$ was achieved with $V_{gs} = 4.5V$. At this operating point, the source-drain current was 70 μ A. This is the highest sensitivity ever achieved with a double-gate MOSFET. Typically DEPFETs has a sensitivity of $\sim 0.3 nA/e^-$ [42]. In the case of thin n-type CCD readout, $0.7 nA/e^-$ have been reported in [40].

Images of cosmic-ray muons and x-rays were acquired



FIG. 3. Single-sample readout noise versus the correlateddouble sampling (CDS) integration time T_{CDS} . As observed, the SiSeRO-CCD consistently achieves lower readout noise throughout the entire integration time range, highlighting the advantage of its internal gate (IG) sensing structure over fullydepleted thick CCDs with FDA [3, 6] or FGA [44] output structures.

with the SiSeRO-CCD. The achieved single-sample pixel readout noise at different CDS integration times (T_{CDS}) is shown in Fig. 3. A readout noise of $2.72 \, e_{\rm rms}^{-}/{\rm pix}$ is achieved for a T_{CDS} of $1\,\mu {\rm s.}~$ Over $20\,\mu {\rm s},$ the noise decreases down to $1\,\mathrm{e_{rms}^-/pix}$ and can reach a floor of $0.74 \,\mathrm{e_{rms}^-/pix}$ at 100 μ s. For comparison, results achieved in FDCCDs with FDA and FGA output stages are also presented. The FDA results are obtained from the Dark Energy Camera (DECam) CCDs [10], as extracted from [3]. Additionally, the result from the Dark Energy Spectroscopic Instrument (DESI) CCDs is included [6], that have an optimized FDA output structure [46, 47]. The FGA case corresponds to the Skipper-CCD as extracted from [44]. As observed, the SiSeRO achieves a lower readout noise over the entire integration integration time range compared to the other output structures.

Figure 4 shows the pixel charge distribution of an image acquired with T_{CDS} of $1\,\mu s$ and $33.3\,\mu s$, after averaging different number of pixel samples (N_{snl}) . As observed, single-electron resolution is achieved in both cases, and the unprecedented readout noise of $0.03 \,\mathrm{e_{rms}^-/pix}$ is achieved for $33.3 \,\mu\mathrm{s}$ and 1000 samples. Charge quantization has been also observed up to $600 e^{-}$, showing single-electron sensitivity in a wide dynamic range. As a drawback, for long pixel readout times, that is proportional to N_{spl} and T_{CDS} , impact ionization holes produced by the nMOSFET electron current, can fall into the internal gate during the sampling operation [30]. This affect the measurement, as can be observed in the case of $33 \,\mu s$ and 1000 samples of Fig. 4, resulting in non-zero pixel count between the discrete electron levels. This is due to a single carrier from an impact ionization event collecting in the sense node at some point during the readout.



FIG. 4. Single pixel distribution of an image acquired with T_{CDS} of $1.0 \,\mu s$ (top) and $33.3 \,\mu s$ (bottom). The charge quantization starts to be revealed as the number of averaged samples increases, and single-electron charge resolution is achieved in both cases with the SiSeRO-CCD.

Fig. 3 shows the achieved readout noise after averaging different number of samples for different T_{CDS} . If the pixel samples are affected by uncorrelated noise, the readout noise decreases in proportion to the square root of the number of averaged samples [23]. As observed in Fig. 5, this is the case for T_{CDS} of 1 μ s. As discussed in [22], with an increase in pixel readout time, the transistor flicker noise introduces correlation among the samples. This correlation effect is observable in Fig. 5 for longer T_{CDS} , where the achieved readout noise deviates from the behavior exhibited by uncorrelated samples. The minimum achieved readout noise has been $0.021 \, \text{e}_{\text{rms}}^{-}/\text{pix}$ for 86.7 μ s of T_{CDS} and 2000 samples.

With the LTA readout system, 20 μ s for signal manipulation was required per sample during the multi-sampling operation. Therefore the pixel readout time is given by $(2 \times T_{CDS} + 20\mu s) \times N_{spl}$. Fig. 6 shows the achieved pixel readout noise versus the pixel readout time for different values integration time. As observed, the mini-



FIG. 5. SiSeRO-CCD readout noise versus numbers of averaged samples per pixel (N_{spl}) . The dashed lines represent the $1/\sqrt{N_{spl}}$ projection based on single sample readout noise, as expected from uncorrelated samples.



FIG. 6. SiSeRO-CCD pixel readout time. A readout noise of $0.15 \, e_{\rm rms}^{-}$ /pix is achieved in a pixel readout time of 2.74 ms (365 pixels/sec) using a T_{CDS} of $13.3 \, \mu$ s. The minimum possible readout time, considering two times T_{CDS} as the pixel sample readout time (dashed lines), is $0.9 \, \text{ms}$ (1.1 kpixels/sec) for a T_{CDS} of $1 \, \mu$ s.

mum readout time is achieved with a T_{CDS} of 13.3 μ s, reaching 0.15 $e_{\rm rms}^-$ /pix in 2.4 ms (365 pixels/sec), which is six times faster than the Skipper-CCD [23]. In Fig. 6, the dashed lines represent the readout speed limit that could be reached by reducing the readout controller signal manipulation time down to the ideal 0 μ s. As observed, the minimum readout time is achieved with a T_{CDS} of 1 μ s, resulting in a readout noise of 3 $e_{\rm rms}^-$ /pix at 500 kpixels/sec and 0.15 $e_{\rm rms}^-$ /pix at 1.1 kpixels/sec.

With further optimization the device performance can be improved. One possible design optimization is to develop a buried-channel nMOSFET, implanting the transistor n-channel as described in [30], in order to further reduce the noise floor of $0.74 \, e_{\rm rms}^{-}/{\rm pix}$ for long integration times where flicker noise is dominant. Another design optimization can be to reduce the area of the p-type local implant in order to enhance the coupling between the channels, and to reduce the coupling of the IG to the nMOSFET source and drain diffusion where a loss of sensitivity occurs [30]. It is worth note that already developed techniques for the Skipper-CCD are also applicable for the SiSeRO-CCD. For example, smart readout of the array, where only a subset of the array is readout taking several samples for noise reduction, can be combined with the SiSeRO-CCD to boost the array readout speed [31]. Multiplexed readout architectures with analog averaging developed for the readout of large arrays are also suitable for this detector [48].

In summary, we have demonstrated that double-gate MOSFETs serve as highly sensitive charge amplifiers for fully-depleted CCDs, setting new records in readout noise and speed while achieving single-electron sensitivity. An unprecedented level of sensitivity and low readout noise at shorter pixel readout times, compared to traditional FDA and FGA outputs, is attainable. Furthermore, it demonstrates single-electron sensitivity even after averaging relatively few samples. In future work, we will continue to improve performance by optimizing the device itself, the readout electronics, and characterizing its performance in specific application cases.

- * miguelsofoharo@mi.unc.edu.ar
- W. S. Boyle and G. E. Smith, Bell Syst. Tech. J. 49, 587 (1970).
- [2] S. Holland, Exp. Astron. 14, 83 (2002).
- [3] S. E. Holland, D. E. Groom, N. P. Palaio, R. J. Stover, and M. Wei, IEEE Trans. Electron Devices 50, 225 (2003).
- [4] M. Lesser, Publications of the Astronomical Society of the Pacific 127, 1097 (2015).
- [5] S. E. Holland, W. F. Kolbe, and C. J. Bebek, IEEE Trans. Electron Devices 56, 2612 (2009).
- [6] S. E. Holland, Astronomische Nachrichten n/a, e20230072 (2023).
- [7] K. Dawson, C. Bebek, J. Emes, S. Holland, S. Jelinsky, A. Karcher, W. Kolbe, N. Palaio, N. Roe, J. Saha, *et al.*, IEEE Trans. Nuclear Science **55**, 1725 (2008).
- [8] C. Bebek, D. Groom, S. Holland, A. Karcher, W. Kolbe, J. Lee, M. Levi, N. Palaio, B. Turko, M. Uslenghi, et al., IEEE Trans. Nuclear Science 49, 1221 (2002).
- [9] T. Abbott *et al.* (DES Collaboration), Mon. Not. R. Astron. Soc. **460**, 1270 (2016).
- [10] J. Estrada, R. Alvarez, T. Abbott, J. Annis, M. Bonati, E. Buckley-Geer, J. Campa, H. Cease, S. Chappa, D. DePoy, et al. (DES Collaboration), in *Ground-based* and Airborne Instrumentation for Astronomy III, Vol. 7735 (SPIE, 2010) pp. 709–719.
- [11] S. A. Smee et al., Astron. J. 146, 32 (2013).
- [12] B. Flaugher and C. Bebek, in Ground-based and Airborne Instrumentation for Astronomy V, Vol. 9147 (SPIE,

2014) pp. 282–289.

- [13] J. Barreto *et al.* (DAMIC Collaboration), Phys. Lett. B 711, 264 (2012).
- [14] A. Aguilar-Arevalo *et al.* (DAMIC Collaboration), Phys. Rev. Lett. **123**, 181802 (2019).
- [15] A. Aguilar-Arevalo *et al.* (DAMIC Collaboration), Phys. Rev. D **94**, 082006 (2016).
- [16] G. Fernandez Moroni, J. Estrada, E. E. Paolini, G. Cancelo, J. Tiffenberg, and J. Molina, Phys. Rev. D 91, 072001 (2015).
- [17] A. Aguilar-Arevalo *et al.* (CONNIE Collaboration), Phys. Rev. D **100**, 092005 (2019).
- [18] B. A. Cervantes-Vergara, S. Perez, J. Estrada, A. Botti, C. R. Chavez, F. Chierchie, N. Saffold, A. Aguilar-Arevalo, F. Alcalde-Bessia, N. Avalos, *et al.*, J. Instrum. 18 (08), P08016.
- [19] S. B. Howell, Handbook of CCD Astronomy, 2nd ed. (Cambridge University Press, Cambridge, 2006) p. 41.
- [20] P. O'Connor, J. Frank, J. Geary, D. Gilmore, I. Kotov, V. Radeka, P. Takacs, and J. Tyson, in *High Energy*, *Optical, and Infrared Detectors for Astronomy III*, Vol. 7021 (SPIE, 2008) pp. 74–85.
- [21] K. Gilmore, S. Kahn, M. Nordby, P. O'Connor, J. Oliver, V. Radeka, T. Schalk, R. Schindler, and R. Van Berg, in *Ground-based and Airborne Instrumentation for Astron*omy II, Vol. 7014 (SPIE, 2008) pp. 167–177.
- [22] G. Fernández Moroni, J. Estrada, G. Cancelo, S. E. Holland, E. E. Paolini, and H. T. Diehl, Exp. Astron. 34, 43 (2012).
- [23] J. Tiffenberg, M. Sofo-Haro, A. Drlica-Wagner, R. Essig, Y. Guardincerri, S. Holland, T. Volansky, and T.-T. Yu, Phys. Rev. Lett. **119**, 131802 (2017).
- [24] M. Crisler *et al.* (SENSEI Collaboration), Phys. Rev. Lett. **121**, 061803 (2018).
- [25] O. Abramoff *et al.* (SENSEI Collaboration), Phys. Rev. Lett. **122**, 161801 (2019).
- [26] L. Barak *et al.* (SENSEI Collaboration), Phys. Rev. Lett. 125, 171802 (2020).
- [27] A. Aguilar-Arevalo et al., arXiv:2202.10518.
- [28] A. M. Botti, M. Cababie, J. Estrada, G. Fernandez-Moroni, M. Sofo-Haro, and J. Tiffenberg, in *Proceed*ings of 37th International Cosmic Ray Conference — *PoS(ICRC2021)*, Vol. 395 (2021) p. 505.
- [29] A. Drlica-Wagner, E. M. Villalpando, J. O'Neil, J. Estrada, S. Holland, N. Kurinsky, T. Li, G. F. Moroni, J. Tiffenberg, and S. Uemura, in *X-Ray, Optical, and Infrared Detectors for Astronomy IX*, Vol. 11454 (SPIE, 2020) pp. 210–223.
- [30] M. Sofo-Haro, K. Donlon, B. Burke, J. Estrada, F. Fahim, and C. Leitz, IEEE Trans. Electron Devices 70, 563 (2023).
- [31] F. Chierchie, G. F. Moroni, L. Stefanazzi, E. Paolini, J. Tiffenberg, J. Estrada, G. Cancelo, and S. Uemura,

Phys. Rev. Lett. **127**, 241101 (2021).

- [32] B. J. Rauscher, S. Holland, E. Kan, D. Kelly, L. Miko, D. B. Mott, and A. Waczynski, in *Space Telescopes and Instrumentation 2022: Optical, Infrared, and Millimeter Wave*, Vol. 12180 (SPIE, 2022) pp. 2190–2201.
- [33] B. J. Rauscher, S. Holland, L. R. Miko, and A. Waczynski, in UV/Optical/IR Space Telescopes and Instruments: Innovative Technologies and Concepts IX, Vol. 11115 (SPIE, 2019) pp. 382–386.
- [34] R. Brewer, in 1978 International Electron Devices Meeting (1978) pp. 610–612.
- [35] Y. Matsunaga, S. Oosawa, M. Iesaka, S. Manabe, N. Harada, and N. Suzuki, in 1987 International Electron Devices Meeting (IEEE, 1987) pp. 116–119.
- [36] Y. Matsunaga, H. Yamashita, and S. Ohsawa, IEEE J. Solid-State Circuits 26, 652 (1991).
- [37] Y. Matsunaga, Low-noise electronic imaging with doublegate fets and charge-modulation devices, in *Single-Photon Imaging*, edited by P. Seitz and A. J. Theuwissen (Springer Berlin Heidelberg, Berlin, Heidelberg, 2011) pp. 219–248.
- [38] J. Hynecek and H. Shibuya, in 1999 IEEE Workshop on Charge-Coupld Devices and Advanced Image Sensors.
- [39] M. W. Bautz *et al.*, Journal of Astronomical Telescopes, Instruments, and Systems 5, 021015 (2019).
- [40] T. Chattopadhyay et al., arXiv:2112.05033.
- [41] T. Chattopadhyay, S. Herrmann, B. E. Burke, K. Donlon, G. Prigozhin, G. Morris, P. Orel, M. Cooper, A. Malonis, D. R. Wilkins, *et al.*, Journal of Astronomical Telescopes, Instruments, and Systems 8, 026006 (2022).
- [42] S. Wolfel, S. Herrmann, P. Lechner, G. Lutz, M. Porro, R. H. Richter, L. Struder, and J. Treis, IEEE Trans. Nuclear Science 54, 1311 (2007).
- [43] G. Lutz, M. Porro, S. Aschauer, S. Wölfel, and L. Strüder, Sensors 16, 608 (2016).
- [44] G. I. Cancelo, C. Chavez, F. Chierchie, J. Estrada, G. Fernandez-Moroni, E. E. Paolini, M. Sofo-Haro, A. Soto, L. Stefanazzi, J. Tiffenberg, K. Treptow, N. Wilcer, and T. J. Zmuda, Journal of Astronomical Telescopes, Instruments, and Systems 7, 1 (2021).
- [45] P. Fischer, W. Neeser, M. Trimpl, J. Ulrici, and N. Wermes, Nucl. Instrum. Methods Phys. Res., Sect. A 512, 318 (2003).
- [46] C. Bebek, J. Emes, D. Groom, S. Haque, S. Holland, P. Jelinsky, A. Karcher, W. Kolbe, J. Lee, N. Palaio, et al., J. Instrum. 12 (04), C04018.
- [47] S. Holland, C. Bebek, F. Dion, R. Frost, R. Groulx, J. Lee, and G. Wang, in *High Energy, Optical, and Infrared Detectors for Astronomy VI*, Vol. 9154 (SPIE, 2014) pp. 456–466.
- [48] C. R. Chavez, F. Chierchie, M. Sofo-Haro, J. Lipovetzky, G. Fernandez-Moroni, and J. Estrada, Sensors 22, 10.3390/s22114308 (2022).