

FERMILAB-Conf-99/236-E CDF

The CDF Silicon Vertex Tracker: Online Precision Tracking of the CDF Silicon Vertex Detector

W. Ashmanskas et al. For the CDF Collaboration

Fermi National Accelerator Laboratory P.O. Box 500, Batavia, Illinois 60510

September 1999

Published Proceedings of the 4th International Conference on Large Scale Applications and Radiation Hardness, Firenze, Italy

Operated by Universities Research Association Inc. under Contract No. DE-AC02-76CH03000 with the United States Department of Energy

Disclaimer

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, expressed or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

Distribution

Approved for public release; further dissemination unlimited.

Copyright Notification

This manuscript has been authored by Universities Research Association, Inc. under contract No. DE-AC02-76CH03000 with the U.S. Department of Energy. The United States Government and the publisher, by accepting the article for publication, acknowledges that the United States Government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this manuscript, or allow others to do so, for United States Government Purposes.

The CDF Silicon Vertex Tracker: online precision tracking of the CDF Silicon Vertex Detector

W. ASHMANSKAS⁽¹⁾, A. BARDI⁽²⁾, M. BARI⁽³⁾, S. BELFORTE⁽²⁾, J. BERRYHILL⁽¹⁾, M. BOGDAN⁽¹⁾, A. CERRI⁽²⁾, A.G. CLARK⁽⁴⁾, G. CHLACHIDZE⁽⁵⁾, R. CONDOREL-LI⁽²⁾, R. CULBERTSON⁽¹⁾, M. DELL'ORSO⁽²⁾, S. DONATI⁽²⁾(*), H.J. FRISCH⁽¹⁾, S. GA-LEOTTI⁽²⁾, P. GIANNETTI⁽²⁾, V. GLAGOLEV⁽⁵⁾, A. LEGER⁽⁴⁾ E. MESCHI⁽²⁾, F. MOR-SANI⁽²⁾, T. NAKAYA⁽¹⁾, G. PUNZI⁽²⁾, L. RISTORI⁽²⁾, H. SANDERS⁽¹⁾ A. SEMENOV⁽⁵⁾, G. SIGNORELLI⁽²⁾, M. SHOCHET⁽¹⁾, T. SPEER⁽⁴⁾, F. SPINELLA⁽²⁾, P. WILSON⁽¹⁾, X. WU⁽⁴⁾ and A.M. ZANETTI⁽³⁾

- ⁽¹⁾ University of Chicago, USA
- (²) University and Scuola Normale Superiore and INFN Pisa, Italy
- ⁽³⁾ INFN Trieste, Italy
- (⁴) University of Geneve, Switzerland
- ⁽⁵⁾ Joint Institute for Nuclear Research, Dubna, Russia

Summary. — The Silicon Vertex Tracker is the CDF online tracker which will reconstruct 2D tracks using hit positions measured by the Silicon Vertex Detector and Central Outer Chamber tracks found by the eXtremely Fast Tracker. The precision measurement of the track impact parameter will allow triggering on events containing B hadrons. This will allow the investigation of several important problems in B physics, like CP violation and B_s mixing, and to search for new heavy particles decaying to $b\overline{b}$.

1. – Introduction

The precision measurement of track impact parameter is crucial for B physics at a hadron collider. In the past experiments this information was available only after the offline reconstruction of data. The Silicon Vertex Tracker (SVT) [1] is presently being built for the CDFII [2] detector operation for the Tevatron run II (to begin in the year 2000). The SVT will work in the level 2 of CDF trigger chain and will refine the level 1 track processor (XFT) information, which uses data from the central drift chamber COT, by combining it with the Silicon Vertex Detector (SVXII) hits.

^(*) Corresponding author

Since the SVT has to complete track reconstruction within 10 μ sec, the design of the device has exploited parallelization of the various tasks (reconstruction of the hit coordinates from the strip pulse heights, pattern recognition and final precision track fitting). The architecture of the SVT is data driven and many functions overlap in the internal processor pipeline. Specification requires 30 MHz operation for each module with an asinchronous data transfer rate of 630 Mbit/s on custom data paths.

2. – SVT tracking strategy

The SVT separates the phases of pattern recognition and track fitting into two pipelined stages. Pattern recognition is performed by the Associative Memory system, which identifies low resolution track candidates called roads. The roads found by the Associative Memory and the full resolution hits corresponding to them are passed to the Track Fitters which calculate track parameters. This is done using a linearized fitting algorithm implemented in hardware.

2¹. Pattern recognition. – A track which traverses a multi-layer detector, produces a certain pattern of hits on each detector layer. Since detector resolution is finite, one could imagine to subdivide each detector layer in a finite number of elements with size comparable to resolution and to identify a track with the list of fired elements. Hit patterns corresponding to candidate tracks are stored in a memory, the Associtive Memory, and are continuosly compared in parallel to the data coming from the detector: a track candidate is found when all the hits corresponding to it are in the data [3], [4]. To reduce the size of the needed memory, pattern recognition is performed by the Associative Memory with a limited spatial resolution, for this purpose the Silicon Vertex Detector layers are segmented into 250 μ m wide superstrips, while the actual strip pitch is ~ 60 μ m.

The Associative Memory functions are implemented in a full custom VLSI chip with 0.7 μ m technology. Each chip can store 128 patterns of 6 words (layers) of 12 bits. Operation of the chip has been tested up to 40 MHz, with the SVT specification being 30 MHz.

2². Track fitting. – Track fitting is the problem of estimating the parameters of the candidate tracks found in the phase of pattern recognition by the Associative Memory. The SVT reconstructs tracks projected on the plane transverse to the beam axis and measures transverse momentum, azimuthal angle and impact parameter (p_t, ϕ, d) . Track parameters are expressed as scalar products:

(1 a)
$$p_i = f_i \cdot \vec{x} + q_i$$

where p_i is one of the track parameters and \vec{x} is the array containing hit positions and track curvature and azimuthal angle. Within each 30° SVX wedge the parameters $\vec{f_i}$ and q_i are constants. Since variations of track parameters are small within a road, it is possible to expand p_i around a position x_0 in the hit space (typically the lower road edge). The following algorithm can thus be used:

(2a)
$$p_i = \vec{f}_i \cdot (\vec{x}_0 + \vec{d}) + q_i$$

(2b)
$$p_{0i} + \delta p_i = (f_i \cdot \vec{x}_0 + q_i) + f_i \cdot \vec{d}$$

where $p_{0i} = \vec{f}_i \cdot \vec{x}_0 + q_i$ and $\delta p_i = \vec{f}_i \cdot \vec{d}$. The advantage of this algorithm is that the p_{0i} can be precalculated and stored in a look-up-table reducing the computational load required by eq. 1. Since \vec{d} varies within the road edges (~250 μ m wide), a lower number of bits is necessary to have the full hit resolution.

SVT performance has been tested reconstructing real CDF run I data using a bitlevel simulation program of the device and it has been proven that track parameters are measured with offline quality resolution: $\sigma_{p_t} = 0.003 \cdot p_t^2$, $\sigma_{\phi} = 1$ mrad and $\sigma_d = 35 \ \mu \text{m}$ (at $p_t = 2 \text{ GeV/c}$).

3. – SVT architecture

The Silicon Vertex Detector is divided into 6 barrels along the z direction and each barrel in 12 wedges (sectors), each covering 30° in azimuthal angle. To maximize speed the SVT architecture resembles the SVX geometry. The SVT is made of 12 identical systems and each system processes data only from one SVX wedge. All the systems run in parallel. The main functional blocks of each system are: Hit Finder, Associative Memory system, Hit Buffer and Track Fitter.

3¹. *Hit Finder*. – The Hit Finder receives sparsified and digitized pulse heights from the SVX front end electronics via optical G-links. Optical signals are converted to electrical at 53 MHz. The Hit Finder board sincronizes data coming from the G-links, subtracts pedestals and suppresses hot channels. Cluster centroids are found calculating the charge center of gravity. Since the number of silicon channels is very large, 3 Hit Finders are necessary for one 30° sector. Data output from the 3 Hit Finders corresponding to one sector are sent to a board called Merger which merges them with the XFT track information. The Hit Finder has been successfully prototyped and tested at the specified speed of 30 MHz.

3². Associative Memory system. – The Associative Memory system receives the silicon hits found by the Hit Finder and the XFT tracks, merged into one single stream by the Merger, and performs pattern recognition. The AM system is made of one control board (the Associative Memory Sequencer) and two Associative Memory boards. The AM system performs its function "on-the-fly" during detector readout and results are available shortly after the end of the input phase.

The Sequencer board interfaces the AM system to the rest of SVT and provides the proper operational codes to the Associative Memory boards through a custom P3 backplane. The AM board has two operating modes: "VME mode" and "Running Mode". VME mode is used to load patterns into the AM chip and for diagnostics and the board operates on an internal (slow) clock ignoring signals from the P3 backplane. In Running Mode the AM board is controlled and receives the clock from the AM Sequencer through the P3 bus.

Each AM board holds 128 AM chips: in running mode the board distributes the data and the opcodes to the chips and queues patterns output by the chips to the P3 bus. To this purpose two tree-like structures have been created, one for input and one for output, with the 128 chips at the bottom [5].

3³. *Hit Buffer*. – The Hit Buffer receives silicon hits and XFT tracks from the Merger and the roads from the AM Sequencer. Data from the Merger are received first, while the board is in "Write Mode". Data are sorted according to their superstrip number and stored in a structured database, called Hit List Memory, where each road number can

then be used as a key to access lists of hits [6]. There is one Hit List for each superstrip and all these lists are filled as hits are received in input. The Hit Buffer has two operation modes: "Write Mode" and "Read Mode". In Write Mode the hits are organised in the Hit List Memory, in Read Mode the roads found by the AM system are used to access the Hit List Memory and retrieve all and only the hits corresponding to the roads found in the current event. The road and all the corresponding hits retrieved from the Hit List Memory make the road-info packet. The road-info packet is sent to the Track Fitter board which performs the full resolution fit of the track.

3[•]4. Track Fitter. – The main function of the Track Fitter is the calculation of the track parameters (p_t, ϕ, d) and the track χ^2 . The linearized algorithm described in section **2**[•]2 has been implemented in hardware using currently available FPGA.

4. – Error handling

Data flow through the SVT with a uniform protocol. The system is data-driven, there is no handshake other than the data flow: each block starts to process data as soon as it receives them and outputs results as soon as they are ready. This protocol offers a great flexibility to the system but debugging and monitoring is complicated. To monitor data flow, SVT boards are equipped with circular spy buffers where input and output data are continuosly copied. These buffers can be frozen and read from VME with no interruption of the normal data flow. There is one Spy Control board in each crate to control the freezing of the spy buffers. All the spy buffers in one crate are frozen simultaneously. One Spy Control board is the master and can take the decision to freeze all the spy buffers in all crates.

Error conditions, such as FiFo full, parity error or invalid data are continuously monitored by each board. As a consequence of error conditions the Spy Buffers can be frozen and read through the VME interface. The occurrence of error condition is recorded setting error flags in the VME register of the single board and propagated in the data stream setting appropriate bits in the End Event word.

5. – Physics triggers with the SVT

During run I (1993-1996) B triggers of the CDF experiment were limited to the leptonic modes. Now the precision measurement of impact paramaters from the SVT allows to exploit more efficiently the huge Tevatron $b\bar{b}$ cross section (~100 μ b) and to design new triggers much better tuned on the geometry of B events. We have studied a trigger to select the all hadronic decay $B_d^0 \rightarrow \pi^+\pi^-$ [7] which is of fundamental importance in the study of CP violation in the Standard Model. The trigger selects two stiff ($p_t > 2 \text{GeV/c}$) opposite charge XFT tracks at level 1, with some separation in the azimuthal angle ($\delta\phi < 135^{\circ}$) in order to remove back-to-back pairs produced in dijet events. The trigger requires two SVT tracks with impact parameter greater than 100 μ m and a positive decay length of the two track vertex at level 2. We have performed a simulation of the trigger using a detailed simulator of the SVT to reconstruct real CDF data from run I and the extrapolation to run II configuration shows that run II trigger rates are well within DAQ bandwidth. The expected signal yield is of the order of 15,000 events in 2 fb⁻¹, assuming a branching ratio for $B_d^0 \rightarrow \pi^+\pi^-$ of 10^{-5} .

Further studies have shown that with very small modifications of the cuts, the trigger is effective also in the selection of multibody decay channels useful to measure the B_s^0

mixing. The channels are $B_s^0 \to D_s^- \pi^+$, $B_s^0 \to D_s^- \pi^+ \pi^- \pi^+$, with the D_s^- fully reconstructed through the hadronic decays $D_s^- \to \phi \pi^-$ and $D_s^- \to K^{*0}K^-$. The estimated signal yield is 25,000 B_s^0 decays in 2 fb⁻¹ [8]. Work is in progress to understand how to perform the CP violation and the B_s^0 mixing measurements from the collected data.

More recent studies have shown how to optimize the $B_d^0 \to \pi^+\pi^-$ trigger to select $Z^0 \to b\bar{b}$ events. A low statistics $Z^0 \to b\bar{b}$ signal has been observed at CDF in run I data [9]. A high statistics $Z^0 \to b\bar{b}$ would be extremely useful in run II to improve the b-jet energy calibration and consequently the resolution on the mesurement of top mass. Moreover, the $Z^0 \to b\bar{b}$ trigger would also increase CDF sensitivity to new heavy particles decaying to $b\bar{b}$.

6. - Conclusion

The new CDF Silicon Vertex Tracker has been completely designed and simulated. Most components have been successfully prototyped and tested and are running into production. The expectation is to have all the system ready for installation in the year 2000 for the Tevatron run II data taking. Physics studies are in progress to investigate how to use this new powerful tool to attack many fundamental problems, like CP violation in the *b* sector, B_s^0 mixing and the search for new physics.

REFERENCES

- BELFORTE S. et al., The CDF trigger Silicon Vertex Tracker, IEEE transactions on Nuclear Science, Vol. 42, No. 4, August 1995.
- [2] THE CDFII COLLABORATION, Technical Design Report, FERMILAB-Pub-96/390-E 1996.
- [3] DELL'ORSO M. et al., Nucl. Inst. and Meth. A 278 (1989), 436.
- [4] AMENDOLIA S. R. et al., The AM chip: a Full-Custom CMOS VLSI Associative Memory for Pattern Recognition, IEEE Transactions on Nuclear Science, Vol. 39, 1992.
- [5] BARDI A. et al., A large Associative Memory system for the CDF Level 2 Trigger, to be published in the Proceedings of the 1998 IEEE Nuclear Science Symposium, November 8-14, 1998, Toronto, Canada.
- BELFORTE S. et al., The SVT Hit Buffer, IEEE Transactions on Nuclear Science, Vol. 43, No. 3, June 1996.
- [7] DONATI S., A strategy to measure the CP asimmetry in the $B_d^0 \to \pi^+\pi^-$ decay at CDF, Ph. D. Thesis, University of Pisa, November 1996.
- [8] THE CDFII COLLABORATION, Proposal for Enhancement of the CDFII Detector: An Inner Silicon Layer and a Time of Flight Detector, Presented to the Fermilab Director and PAC, October 23, 1998.
- [9] DORIGO T., FOR THE CDF COLLABORATION, Observation of Z Decays to b Quark Pairs at the Tevatron Collider, Contributed paper 29th International Conference on High-Energy Physics (ICHEP 98), Vancouver, British Columbia, Canada, July 23-30, 1998. FERMILAB-CONF-98/197-E.