



VIPIC - LARGE

ANALYSIS OF
VIPIC 1RStrobe and RStrobe-less solution
— first brief look

①

- At every \uparrow of TCLK pixels with hits activate their in_{xx} lines
- Automatically the sparsifier switches on 'low state' to pixels ~~also~~ according to its priority order. so when pixel is chosen it sees a change \downarrow on its ack_{hit} line
- pixel cannot know which pixel was readout before — it just knows: 'it's your time now'
- the reverse path of the sparsifier looks like a switch that connects 'low state' to a pixel with hit
- Rstrobe signal is sent to all pixels simultaneously and it is a short pulse, which rising edge latches all current states of ack_{hit} signals (in every pixel)



(2)



important is to notice that:

- pixel data is cleared immediately when ack hit goes down for a given pixel
- Rstrobe, sent globally, finds a pixel that is currently outputting its data out:

- when latching ack hit 'low state' generates pulse ~~to~~ toggling the inxx pixel
- creates a reset RstrobeD strobe that is used to delete the contents of the counter that was just read out. (it can be noticed that duration of RstrobeD will be equal to time between Rstrobes)

TSClk introduces some discontinuity in the readout process, because \downarrow on TSClk can move ack hit 'low state' to another pixel than the one that was in the process of reading out

DANGER! This newly pointed pixel may not have enough time to settle its outputs for a serializer




VIPIC LARGE

(3)

- RStrobe in VIPIC1 is a fast signal that has to be sent to every pixel (simultaneously) one pulse RStrobe for reading data from single pixel - thus its
 - routing
 - capacitive load
 - interference are critical
- if RStrobe is eliminated, the design of the sparsifier is simplified
- To eliminate RStrobe pulsing of ack-hit line can be used to signal end of data readout from a pixel and moving the priority encoder to the next pixel
- Because of the high speed of serialization in the VIPIC-L chip, it would be ~~desired~~ desired to run the sparsifier synchronously of the high speed clock (up to 400MHz)
 - so, the signalling of end of data readout should be synchronous and continuous too
- It would be also desired to decouple division of acquisition into time frame 'TSClk' from the sparsified readout and data serialization. Period of TSClk can be varied in a huge range and the TSClk can be provided from outside. (in principle without requiring its period to be related with the serialization clock)


- IMPORTANT NOTICE

If such a pattern is ~~send~~ sent on the ack-hit line, a pixel that is outputting does see only that



pulse sent by serializer to the ack-hit line

this is an effective ack-hit signal that is experienced by a pixel




ack-hit 'injected' in the system

pixel n
pixel n+1
pixel n+2

no data - very short = 1 clock cycle of the serializer clock

- there are no miracles

if TS CLK is added we may have two situations (but we cannot guarantee either)



— IN ORDER TO

• KEEP ACK_HIT PULSES NOT TO ADJUST THE TEMPO OF STEPS AROUND THE TSCLK

• ALLOW TS_CLK ANY TIME

• NOT TO LOOSE FIRST PIXELS FROM THE NEW TIME FRAME (FIRST PIXELS ARE MORE IMPORTANT THAN LAST FROM OLD FRAME)

ACTUALLY AFTER LONG TIME SPENT ON ANALYSES I'M CONVINCED THAT THIS IS THE ONLY ONE POSSIBLY TO BE USED IN VIC-L

• PULSE ON ACK_HIT MUST BE STRETCHED FROM THE DETECTED \downarrow OF TSCLK TO THE \downarrow OF THE ORIGINAL ACK_HIT (NEAREST)

• DETECTION OF \downarrow TSCLK NEEDS TO FORCE COUNTER VALUES BEING LATCH BY SERIALIZER BE FORCED TO ALL '0' - WHICH MEANS 'NO MEANINGFUL DATA'

① EG.



will latch counter = '0' (will let know 'useless data')

x - latching of data by serializer


②



* times at which words are latched are not changed

STRETCHER MUST MONITOR TSCLK WITH \downarrow OF ACK HIT

③




send out's ACK_HIT


AFTER IMPLEMENTING SUCH A STRETCHER THE HIT HOLDER LOGIC IS SIMPLE AND RELIABLE

- THERE IS SOME INEFFICIENCY INTRODUCED IN THE SYSTEM (FOR A STRETCHED ACK_HIT NO USEFUL DATA IS SENT OFF THE CHIP) BUT IT IS UNAVOIDABLE! IT IS DUE TO THE TSCLK BREAKING THE CONTINUITY OF THE TIME AXES


- IT IS KNOWN THAT THERE ARE TWO INTERLEAVED SIGNALS ACK_HIT_R and ACK_HIT_L (NO PROBLEM)



PROBLEM MAY BE ANTICIPATED IF TSCLK CHANGES VERY CLOSELY TO \uparrow ON ACK_HIT



MAYBE IT WOULD BE BETTER TO REQUEST STRETCHING ~~FOR~~ UNTIL 2nd \uparrow IS DETECTED ON ACK_HIT



ONE NEEDS TO CHECK CAREFULLY DELAYS TO AVOID

FALLING EDGE OF ACK_HIT RACING WITH RISING EDGE OF TSCLK AT ANY PIXEL




BUT MORE DANGEROUS IS TSCLK AHEAD ACK_HIT

AT THE CONTROLLER


AT THE PIXEL

7



Not all pixels will have this problem (depends on the routing path, etc.)

THUS MAYBE STRETCHING OVER TWO RISING EDGES OF ACK HIT IS REQUIRED AND SUCH ADJUSTMENT OF THE RISING EDGE OF TSCCLK THAT WILL NEVER RACE OFF ACK HIT, E.G.



- SOME CHANGES REQUIRED IN THE CONTROLLER
- BUT ALL CAN BE KEPT SYNCHRONOUS (ACK HIT, SERIALIZATION, OUTPUT)
- THERE IS NO FREE LUNCH

Δt should be larger than any delay difference that can be experienced in the matrix that TSCCLK CAN ARRIVE BEFORE ACK HIT!

delayed by some number of semicircles clock cycles

needs to be found with delay analysis